Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology

Complete list of metadatas

https://hal.telecom-paristech.fr/hal-02271687
Contributor : Tarik Graba <>
Submitted on : Tuesday, August 27, 2019 - 10:33:21 AM
Last modification on : Thursday, October 17, 2019 - 12:37:03 PM

Identifiers

  • HAL Id : hal-02271687, version 1

Citation

Jean-Luc Danger, Risa Yashiro, Tarik Graba, Yves Mathieu, Abdelmalek Si-Merabet, et al.. Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology. 2018 21st Euromicro Conference on Digital System Design (DSD), Aug 2018, Prague, Czech Republic. pp.508-515. ⟨hal-02271687⟩

Share

Metrics

Record views

43