Behavioral Modeling and Simulation of Cascade Multibit ΣΔ Modulator for Multistandard Radio Receiver

Abstract :

In this paper, a cascade Sigma-Delta (ΣΔ) Analog to Digital Converter (ADC) for multistandard radio receiver was pre- sented. This converter is supposed to be able to support GSM, UMTS, Wifi and WiMAX communication standards. The Sigma-Delta modulator makes use of 4 bit quantizer and Data-Weighted-Averaging (DWA) technique to attain high linearity over a wide bandwidth. A top-down design methodology was adopted to provide a reliable tool for the design of reconfigurable high-speed ΣΔMs. VHDL-AMS language was used to model the analog and mixed parts of the selected 2-1-1 cascade ΣΔ converter and to verify their reconfiguration parameters based on behavioural simulation. This multistandard architecture was high level sized to adapt the modulator performance to the different standards re- quirements. The effects of circuit non-idealities on the modulator performance were modeled and analyzed in VHDL- AMS to extract the required circuit parameters.

Document type :
Journal articles
Complete list of metadatas

https://hal.telecom-paristech.fr/hal-02286561
Contributor : Telecomparis Hal <>
Submitted on : Friday, September 13, 2019 - 3:54:20 PM
Last modification on : Tuesday, September 24, 2019 - 2:19:35 PM

Links full text

Identifiers

Citation

S. Zouari, H. Daoud, M. Loulou, P. Loumeau, N. Masmoudi. Behavioral Modeling and Simulation of Cascade Multibit ΣΔ Modulator for Multistandard Radio Receiver. Circuits and Systems Scientific Research, 2013, 4 (1), pp.67 - 74. ⟨10.4236/cs.2013.41011⟩. ⟨hal-02286561⟩

Share

Metrics

Record views

5