A Fully Digital Background Calibration of Timing Skew in TI-ADC - Télécom Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

A Fully Digital Background Calibration of Timing Skew in TI-ADC

Résumé

Abstract—Sample-time mismatches between the channels of Time-Interleaved Analog-to-Digital Converters (TI-ADC) generate unwanted distortions in the output spectrum. This paper presents a digital background calibration of timing skew error for a two channel TI-ADC.

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-02286956 , version 1 (13-09-2019)

Identifiants

  • HAL Id : hal-02286956 , version 1

Citer

Han Le Duc, V. T. Nguyen, Patricia Desgreys, Chadi Jabbour, Olivier Jamin. A Fully Digital Background Calibration of Timing Skew in TI-ADC. GDR SOC-SIP, Jun 2013, Lyon, France. ⟨hal-02286956⟩
30 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More