Optimum NMOS/PMOS Imbalance for Energy Efficient Digital Circuits

Francisco Veirano Lirida Alves de Barros Naviner 1, 2 Fernando Silveira
1 SSH - Secure and Safe Hardware
LTCI - Laboratoire Traitement et Communication de l'Information
2 COMELEC - Département Communications & Electronique
Document type :
Journal articles
Complete list of metadatas
https://hal.telecom-paristech.fr/hal-02287635
Contributor : Telecomparis Hal <>
Submitted on : Friday, September 13, 2019 - 5:10:00 PM
Last modification on : Thursday, October 17, 2019 - 12:37:03 PM

Identifiers

  • HAL Id : hal-02287635, version 1

Collections

LTCI | PARISTECH | INSTITUT-TELECOM | COMELEC | SSH | UNIV-PARIS-SACLAY

Citation

Francisco Veirano, Lirida Alves de Barros Naviner, Fernando Silveira. Optimum NMOS/PMOS Imbalance for Energy Efficient Digital Circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017. ⟨hal-02287635⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

8

Contact

CCSD